

Search Session History

BROWSE

SEARCH

IEEE XPLORE GUIDE

Fri, 23 Dec 2005, 9:56:06 PM EST

Edit an existing query or  
compose a new query in the  
Search Query Display.

Select a search number (#) to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

**Search Query Display** **Recent Search Queries**

#1 (( fpga asic rtl extension interconnect)<in>metadata)

#2 (( fpga<in>metadata ) <and> ( asic<in>metadata ) )<and>  
( hybrid<in>metadata )

#3 ((fpga<and>asic<and>rtl<and>extension<and>interconnect)  
<in>metadata)

#4 ((fpga<and>asic<and>language<and>extension)<in>metadata)

#5 ((fpga asic)<in>metadata)

#6 ((fpga asic hybrid synthesis language extension interconnection)  
<in>metadata)

#7 ((fpga asic synthesis partition)<in>metadata)

#8 ((fpga asic partition)<in>metadata)

#9 ((language extension rtl fpga asic tiling)<in>metadata)

#10 ((fpga asic rtl synthesis)<in>metadata)

#11 ((fpga asic rtl synthesis)<in>metadata)

#12 ((fpga asic rtl synthesis)<in>metadata)

#13 (((fpga asic rtl synthesis)<in>metadata))<AND>((fpga asic rtl  
synthesis)<in>metadata))

Search Results

BROWSE

SEARCH

IEEE Xplore GUIDE

e-mail

Results for "((fpga&lt;and&gt;asic&lt;and&gt;synthesis)&lt;in&gt;metadata)"

Your search matched 92 of 1286976 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

((fpga&lt;and&gt;asic&lt;and&gt;synthesis)&lt;in&gt;metadata)

 Check to search only within this results setDisplay Format:  Citation  Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

Select Article Information

View: 1-25 | [26-](#)

IEE JNL IEE Journal or Magazine

 1. **FPGA synthesis using Look-Up Table and Multiplexor Based architecture**Macii, E.; Poncino, M.;  
Electrotechnical Conference, 1994. Proceedings., 7th Mediterranean  
12-14 April 1994 Page(s):302 - 305 vol.1  
Digital Object Identifier 10.1109/MELCON.1994.381090[AbstractPlus](#) | Full Text: [PDF\(252 KB\)](#) IEEE CNF

IEEE CNF IEEE Conference Proceeding

 2. **A high level design solution for FPGA's**Makhijani, H.; Meier, S.;  
WESCON/94. 'Idea/Microelectronics'. Conference Record  
27-29 Sept. 1994 Page(s):596 - 603  
Digital Object Identifier 10.1109/WESCON.1994.403530[AbstractPlus](#) | Full Text: [PDF\(376 KB\)](#) IEEE CNF

IEE CNF IEE Conference Proceeding

 3. **The Exemplar Logic synthesis system: a logic synthesis tool for field programmable arrays**Lighthart, M.; Ranauro, R.;  
ASIC Conference and Exhibit, 1991. Proceedings., Fourth Annual IEEE International  
23-27 Sept. 1991 Page(s):P13 - 2/1-4  
Digital Object Identifier 10.1109/ASIC.1991.242902[AbstractPlus](#) | Full Text: [PDF\(288 KB\)](#) IEEE CNF

IEEE STD IEEE Standard

 4. **A hierarchical functional structuring and partitioning approach for multiprocessor implementations**Wen-Jong Fang; Wu, A.C.-H.;  
Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 International Conference on  
10-14 Nov. 1996 Page(s):638 - 643  
Digital Object Identifier 10.1109/ICCAD.1996.571339[AbstractPlus](#) | Full Text: [PDF\(604 KB\)](#) IEEE CNF 5. **LSP speech synthesis ASIC architecture**Xingjun Wu; Yihe Sun;  
Solid-State and Integrated Circuit Technology, 1995 4th International Conference  
24-28 Oct. 1995 Page(s):700 - 702  
Digital Object Identifier 10.1109/ICSICT.1995.503532[AbstractPlus](#) | Full Text: [PDF\(156 KB\)](#) IEEE CNF 6.A multi-FPGA prototype of a DS1/HDSL synchronizer and desynchronizer  
fabrication

Kelly, D.; Hartmann, Q.; Gude, W.;  
ASIC Conference and Exhibit, 1993. Proceedings., Sixth Annual IEEE Internat  
27 Sept.-1 Oct. 1993 Page(s):332 - 335  
Digital Object Identifier 10.1109/ASIC.1993.410732  
[AbstractPlus](#) | Full Text: [PDF\(284 KB\)](#) IEEE CNF

- 7. Algorithm for phase accumulator synthesis for applications in DDS**  
Romero-Troncoso, R.de.J.; Espinosa-Flores-Verdad, G.;  
Design of Mixed-Mode Integrated Circuits and Applications, 1999. Third Interna  
on  
26-28 July 1999 Page(s):210 - 213  
Digital Object Identifier 10.1109/MMICA.1999.833637  
[AbstractPlus](#) | Full Text: [PDF\(324 KB\)](#) IEEE CNF
- 8. Rapid prototyping and synthesis of a self-testing ABS controller using C**  
Hold, B.; Bhatt, P.C.P.; Agarwal, V.K.;  
Real-Time Applications, 1994., Proceedings of the IEEE Workshop on  
21-22 July 1994 Page(s):151 - 156  
Digital Object Identifier 10.1109/RTA.1994.316164  
[AbstractPlus](#) | Full Text: [PDF\(612 KB\)](#) IEEE CNF
- 9. FSM synthesis on FPGA architectures**  
Sarwary, G.; Lopes, E.P.; Burgun, L.; Greiner, A.;  
ASIC Conference and Exhibit, 1994. Proceedings., Seventh Annual IEEE Interna  
19-23 Sept. 1994 Page(s):178 - 181  
Digital Object Identifier 10.1109/ASIC.1994.404581  
[AbstractPlus](#) | Full Text: [PDF\(360 KB\)](#) IEEE CNF
- 10. Co-synthesis with custom ASICs**  
Yuan Xie; Wolf, W.;  
Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. As  
Pacific  
25-28 Jan. 2000 Page(s):129 - 133  
Digital Object Identifier 10.1109/ASPDAC.2000.835083  
[AbstractPlus](#) | Full Text: [PDF\(424 KB\)](#) IEEE CNF
- 11. Use of VHDL synthesis in an advanced digital design course**  
Reese, B.;  
ASIC Conference and Exhibit, 1992., Proceedings of Fifth Annual IEEE Interna  
21-25 Sept. 1992 Page(s):263 - 266  
Digital Object Identifier 10.1109/ASIC.1992.270238  
[AbstractPlus](#) | Full Text: [PDF\(256 KB\)](#) IEEE CNF
- 12. A hardware/software solution for embeddable FPGA**  
Lien, F.; Feng, J.; Huang, E.; Sun, C.; Liu, T.; Liao, N.; Hightower, D.;  
Custom Integrated Circuits, 2001, IEEE Conference on.  
6-9 May 2001 Page(s):71 - 74  
Digital Object Identifier 10.1109/CICC.2001.929726  
[AbstractPlus](#) | Full Text: [PDF\(380 KB\)](#) IEEE CNF
- 13. Acceleration of DAB chipset development by deployment of a real-time r:  
approach based on behavioral synthesis**  
Speitel, M.; Schlicht, M.; Leyh, M.;  
Quality Electronic Design, 2001 International Symposium on  
26-28 March 2001 Page(s):399 - 404  
Digital Object Identifier 10.1109/ISQED.2001.915262  
[AbstractPlus](#) | Full Text: [PDF\(521 KB\)](#) IEEE CNF
- 14. Hardware implementation of 128-bit symmetric cipher SEED**  
Young-Ho Seo; Jong-Hyeon Kim; Dong-Wook Kim;  
ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Co

Search Results

BROWSE

SEARCH

IEEE Xplore GUIDE

e-mail

Results for "(smith j. r.&lt;in&gt;au)"

Your search matched 123 of 1286976 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

(smith j. r.&lt;in&gt;au)

 Check to search only within this results setDisplay Format:  Citation  Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

Select Article Information

View: 1-25 | [26-5](#)

IEE JNL IEE Journal or Magazine

1. **VERL: an ontology framework for representing and annotating video events**  
Francois, A.R.J.; Nevatia, R.; Hobbs, J.; Bolles, R.C.; Smith, J.R.;  
Multimedia, IEEE

IEEE CNF IEEE Conference Proceeding

Volume 12, Issue 4, Oct.-Dec. 2005 Page(s):76 - 86  
Digital Object Identifier 10.1109/MMUL.2005.87

[AbstractPlus](#) | Full Text: [PDF\(1024 KB\)](#) IEEE JNL

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

2. **Guest Editor's Introduction: What's New with MPEG?**

Smith, J.R.;  
Multimedia, IEEE  
Volume 12, Issue 4, Oct.-Dec. 2005 Page(s):16 - 17  
Digital Object Identifier 10.1109/MMUL.2005.72

[AbstractPlus](#) | Full Text: [PDF\(112 KB\)](#) IEEE JNL

3. **An enhanced LQ adaptive VAr unit controller for power system damping**

Smith, J.R.; Pierre, D.A.; Rudberg, D.A.; Sadighi, I.; Johnson, A.P.; Hauer, J.F.;  
Power Systems, IEEE Transactions on  
Volume 4, Issue 2, May 1989 Page(s):443 - 451  
Digital Object Identifier 10.1109/59.193814

[AbstractPlus](#) | Full Text: [PDF\(704 KB\)](#) IEEE JNL

4. **A supplementary adaptive VAr unit controller for power system damping**

Smith, J.R.; Pierre, D.A.; Sadighi, I.; Nehrir, M.H.;  
Power Systems, IEEE Transactions on  
Volume 4, Issue 3, Aug. 1989 Page(s):1017 - 1023  
Digital Object Identifier 10.1109/59.32593

[AbstractPlus](#) | Full Text: [PDF\(600 KB\)](#) IEEE JNL

5. **TDAT-time domain analysis tool for EEG analysis**

Park, S.; Principe, J.C.; Smith, J.R.; Reid, S.A.;  
Biomedical Engineering, IEEE Transactions on  
Volume 37, Issue 8, Aug. 1990 Page(s):803 - 811  
Digital Object Identifier 10.1109/10.102796

[AbstractPlus](#) | Full Text: [PDF\(640 KB\)](#) IEEE JNL

6. **An application of Prony methods in PSS design for multimachine system**

Trudnowski, D.J.; Smith, J.R.; Short, T.A.; Pierre, D.A.;  
Power Systems, IEEE Transactions on  
Volume 6, Issue 1, Feb. 1991 Page(s):118 - 126  
Digital Object Identifier 10.1109/59.131054

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

e-mail

Results for "(ventrone s.&lt;in&gt;au)"

Your search matched 2 of 1286976 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(ventrone s.&lt;in&gt;au)

&gt;&gt;

 Check to search only within this results setDisplay Format:  Citation  Citation & Abstract

» Key

Select Article Information

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

1. Low power methodology and design techniques for processor design

Brennan, J.P.; Dean, A.; Kenyon, S.; Ventrone, S.; Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium, 10-12 Aug 1998 Page(s):268 - 273

[AbstractPlus](#) | [Full Text: PDF\(488 KB\)](#) IEEE CNF

2. A 32b 66 MHz 1.8 W microprocessor

Bechade, R.; Flaker, R.; Kauffmann, B.; Kenyon, S.; London, C.; Mahin, S.; Ng, D.; Roberts, A.; Ventrone, S.; VonReyn, T.; Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC International

16-18 Feb. 1994 Page(s):208 - 209

Digital Object Identifier 10.1109/ISSCC.1994.344667

[AbstractPlus](#) | [Full Text: PDF\(196 KB\)](#) IEEE CNF

Author Search[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)**② OPTION 1****Quick Find an Author:**

Enter a name to locate articles written by that author.

**>>**

Select a name to view articles written by that author

Bajuk J.Bajuk L. J.

Example: Enter Lockett S to obtain a list of authors with the last name Lockett and the first initial S.

**③ OPTION 2****Browse alphabetically**

Select a letter from the list.

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE

**THE GUIDE TO COMPUTING LITERATURE**
 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

## Terms used

[language extension rtl fpga asic standard cell interconnect synthesis](#)

Found 31,373 of 902,478

 Sort results  
by

 relevance 
 [Save results to a Binder](#)
[Try an Advanced Search](#)

 Display  
results

 expanded form 
 [Search Tips](#)
[Try this search in The Digital Library](#)
 [Open results in a new window](#)

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale 
**1 [Lfm2000 - Fifth NASA Langley Formal Methods Workshop](#)**

Holloway C. M.

June 2000 Technical Report

**Publisher:** NASA Langley Technical Report Server

 Full text available:  [pdf\(3.71 MB\)](#) Additional Information: [full citation](#), [abstract](#)

This is the proceedings of Lfm2000: Fifth NASA Langley Formal Methods Workshop. The workshop was held June 13-15, 2000, in Williamsburg, Virginia. See the web site <http://shemesh.larc.nasa.gov/lfm2000/> for complete information about the event.

**2 [A hybrid ASIC and FPGA architecture](#)**
 Paul S. Zuchowski, Christopher B. Reynolds, Richard J. Grupp, Shelly G. Davis, Brendan Cremen, Bill Troxel

**November 2002 [Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design](#)**
**Publisher:** ACM Press

 Full text available:  [pdf\(116.55 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
**3 [Reconfigurable Computing for Digital Signal Processing: A Survey](#)**

Russell Tessier, Wayne Burleson

**May 2001 [Journal of VLSI Signal Processing Systems](#), Volume 28 Issue 1-2**
**Publisher:** Kluwer Academic Publishers

 Full text available:  [Publisher Site](#) Additional Information: [full citation](#), [abstract](#), [citations](#)

Steady advances in VLSI technology and design tools have extensively expanded the application domain of digital signal processing over the past decade. While application-specific integrated circuits (ASICs) and programmable digital signal processors (PDSPs) remain the implementation mechanisms of choice for many DSP applications, increasingly new system implementations based on *reconfigurable computing* are being considered. These flexible platforms, which offer the functional efficiency ...

**Keywords:** FPGA, reconfigurable computing, signal processing, survey

**4 [Recent developments in high-level synthesis](#)**
 Youn-Long Lin

**January 1997 [ACM Transactions on Design Automation of Electronic Systems \(TODAES\)](#), Volume 2 Issue 1**

**Publisher:** ACM Press

Full text available:  [pdf\(232.47 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We survey recent developments in high level synthesis technology for VLSI design. The need for higher-level design automation tools are discussed first. We then describe some basic techniques for various subtasks of high-level synthesis. Techniques that have been proposed in the past few years (since 1994) for various subtasks of high-level synthesis are surveyed. We also survey some new synthesis objectives including testability, power efficiency, and reliability.

**Keywords:** VLSI design, design automation, design methodology, high level synthesis

## 5 Design and Implementation of Viterbi Decoder with FPGAs

M. Kivioja, J. Isoaho, L. Vänskä

May 1999 **Journal of VLSI Signal Processing Systems**, Volume 21 Issue 1

**Publisher:** Kluwer Academic Publishers

Full text available:  [Publisher Site](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this paper we present our studies for implementing complex DSP and Telecom systems in FPGAs. We analyse suitability of FPGA device architectures for implementing complex algorithms. Here we use a Viterbi algorithm as a deeper case study. Different architectural strategies for implementations are discussed and analysed with the special emphasis on practical FPGA implementations. Speed performance, easy routability and minimisation of inter-chip communication are used as design criter ...

## 6 Synthesis of application-specific highly efficient multi-mode cores for embedded systems

Lih-yih Chiou, Swarup Bhunia, Kaushik Roy

February 2005 **ACM Transactions on Embedded Computing Systems (TECS)**, Volume 4 Issue 1

**Publisher:** ACM Press

Full text available:  [pdf\(321.54 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper, we present a novel design methodology for synthesizing multiple configurations (or modes) into a single programmable core that can be used in embedded systems. Recent portable applications require reconfigurability of a system along with efficiency in terms of power, performance, and area. The field programmable gate arrays (FPGAs) provide a reconfigurable platform; however, they are slower in speed with significantly higher power and area than achievable by a customized applicati ...

**Keywords:** Digital signal processing (DSP), application specific integrated circuits (ASIC), embedded systems, high level synthesis, reconfigurable system, synthesis

## 7 Power minimization in IC design: principles and applications

 Massoud Pedram

January 1996 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 1 Issue 1

**Publisher:** ACM Press

Full text available:  [pdf\(550.02 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Low power has emerged as a principal theme in today's electronics industry. The need for low power has caused a major paradigm shift in which power dissipation is as important as performance and area. This article presents an in-depth survey of CAD methodologies and techniques for designing low power digital CMOS circuits and systems and describes the many issues facing designers at architectural, logical, and physical levels of design abstraction. It reviews some of the techniques and tool ...

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L11	219	partitioning same synthesis and hybrid	US-PGPUB; USPAT	OR	ON	2005/12/23 13:45
L12	130	partitioning same synthesis and fpga	US-PGPUB; USPAT	OR	ON	2005/12/23 14:01
L13	2	partitioning same synthesis and fpga and edif	US-PGPUB; USPAT	OR	ON	2005/12/23 13:45
L14	92	partitioning same synthesis and fpga and interconnect	US-PGPUB; USPAT	OR	ON	2005/12/23 14:01
L15	92	partitioning same synthesis and fpga and interconnect	US-PGPUB; USPAT; IBM_TDB	OR	ON	2005/12/23 14:01
L16	93	partitioning same synthesis and fpga and interconnect	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:15
L17	45	(cod\$3 or program\$4) same partitioning same synthesis and fpga and interconnect	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:18
L18	101	(cod\$3 or program\$4) same partitioning same interconnect and (extension or prefix or suffix or end\$3)	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:19
L19	317	(cod\$3 or program\$4) same partitioning same (interconnect or signal) and (extension or prefix or suffix )	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:21
L20	45	(cod\$3 or program\$4) same partitioning same (interconnect or signal) and (extension or prefix or suffix) and synthesis	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:20
L21	22	(cod\$3 or program\$4) same partitioning same (interconnect or signal) and (extension or prefix or suffix) and synthesis and programmable	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:21
L22	11	(cod\$3 or program\$4) same partitioning same (interconnect or signal) and (extension or prefix or suffix ) and "716"/\$.ccls.	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:25
L23	1	(cod\$3 or program\$4) same partitioning same (interconnect or signal or vector) same (extension or prefix or suffix ) and "716"/\$.ccls.	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:26
L24	10	(cod\$3 or program\$4) and partitioning same (interconnect or signal or vector) same (extension or prefix or suffix ) and "716"/\$.ccls.	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:29

L25	10	partitioning same (interconnect or signal or vector) same (extension or prefix or suffix ) and "716"/\$.ccls.	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:30
L26	1	partitioning same (interconnect or signal or vector) same (extension or prefix or suffix ) and programmable and "716"/\$.ccls.	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:39
L28	1	partitioning same (interconnect or signal or vector) same (extension or prefix or suffix or thread ) and programmable and "716"/\$.ccls.	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:39
L29	76	partitioning same (interconnect or signal or vector) same (extension or prefix or suffix or thread ) and programmable	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:39
L30	14	partitioning same (interconnect or signal or vector) same (extension or prefix or suffix or thread ) and programmable and synthesis	US-PGPUB; USPAT; DERWENT; IBM_TDB	OR	ON	2005/12/23 14:40

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L3	259	fpga same asic and hybrid and synthes\$6	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 22:07
L2	544	716/16.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 21:17
S18 6	69	fpga same standard adj cell and file and synthes\$6	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 20:47
S18 7	2	"20040268288"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 19:39
S18 5	1	fpga adj2 file same standard adj cell and file and synthes\$6	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 15:51
S18 4	1	fpga adj2 file same standard adj cell same file and synthes\$6	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 15:50
S18 3	32	hybrid same fpga same asic same (chip til\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 15:48
S18 1	2	"6779156".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 15:41

S17 0	2	"5995730".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 15:23
S18 0	1	"5805861".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:45
S17 9	1	"5625567".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:44
S17 8	1	"5452227".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:44
S17 7	1	"5452227".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:44
S17 6	1	"5423023".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:44
S17 5	1	"5423023".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:43
S17 4	1	"5384710".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:42
S17 3	1	"5278769".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:41
S17 2	1	"5263162".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:40
S17 1	1	"5084824".PN.	USPAT; USOCR	OR	ON	2005/12/23 12:39
S16 9	2	"6574787".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 12:37
S16 6	2	"20050149898"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 12:37
S16 5	157	S163 and S164	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 12:30
S16 4	1030	(rtl \$hdl hardware adj2 language) and (fpga same (asic standard adj cell))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 12:30

S16 3	225062	(signal interconnect\$3 connect\$3 wir\$3) adj2 (type group)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 12:28
S16 1	205	(\$HDL rtl) same (prefix extension) and interconnect\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:20
S16 0	12	fpga same (asic standard adj cell) same (\$HDL rtl) same (prefix extension)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:19
S15 9	6	fpga same (asic standard adj cell) same rtl same (prefix extension)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:18
S15 8	5	fpga same asic same rtl same (prefix extension)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:18
S15 7	0	hybrib same fpga same asic	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:17
S15 6	0	hybrib same fpga same asic and (prefix suffix extension)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:16
S15 5	0	hybrib same fpga same asic same (prefix suffix extension)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:16

S15 4	360	fpga same ( cell asic) and ( rtl \$HDL verilog hardware near4 language) and (interconnect\$3 connect\$3 wir\$3) and ( prefix suffix extension)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:15
S15 2	19	hybrid same fpga same asic and ( rtl \$HDL verilog hardware near4 language) and (interconnect\$3 connect\$3 wir\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:08
S15 1	20	hybrid same fpga same asic and ( rtl \$HDL verilog hardware near4 language)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:07
S15 0	177	hybrid same fpga same asic	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 11:05
S14 9	1	(FPGA PLD ) same interconnect\$3 same (\$HDL RTL) and (standard adj cell ) and til\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 10:32
S3	22	(FPGA PLD ) same interconnect\$3 same (\$HDL RTL) and (standard adj cell )	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 10:31
S14 8	2	(\$HDL rtl hardware near4 language ) same (interconnect\$3 connect\$3 wir\$3) same (extension prefix suffix) same (fpga pld programmable adj2 device) and (synthes\$6 partition\$3 map\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 10:30
S14 7	604	(\$HDL rtl hardware near4 language ) and (interconnect\$3 connect\$3 wir\$3) and (extension prefix suffix) and (fpga pld programmable adj2 device) and (synthes\$6 partition\$3 map\$4)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 10:29

S13 2	4	rtl same fpga same cell same cod\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 09:48
S13 1	2	rtl same fpga same standard adj2 cell same cod\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/23 09:47
S13 0	76	(rtl \$HDL verilog ) and (extension prefix suffix) and (interconnect\$3 connect\$) and FPGA and standard adj cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 18:03
S12 9	3	(rtl \$HDL verilog ) same (extension prefix suffix) same interconnect\$3 and FPGA and standard adj cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 18:02
S12 8	18	(rtl \$HDL verilog ) same (extension prefix suffix) same interconnect\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 18:02
S12 2	5416	(rtl \$HDL verilog ) and (extension prefix suffix)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:59
S12 7	47	S125 and S121 and "716"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:57
S12 6	567	S125 and S121	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:57

S12 5	1725	(rtl \$HDL verilog description adj language) and ( prefix suffix)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:56
S12 4	147	S123 and "716"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:05
S12 3	1273	S121 and S122	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:05
S12 0	160	(rtl \$HDL verilog ) same extension and ((interconnect\$3 connect\$3 ) with (type or group\$3))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:04
S12 1	1095846	((interconnect\$3 connect\$3 ) with (type or group\$3))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 17:03
S32	727234	(rtl rt (register adj transfer) \$HDL ( high adj level) (hardware adj description adj language) )	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 16:57
S11 9	2	"20040044971"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 09:22
S11 8	2	"6859914"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 09:22

S11 7	2	"20030177454"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/22 09:14
S11 6	134	(rtl \$hdl verilog high adj definition adj language )and extension and fpga and partition\$3 and ((interconnect\$3 connect\$3) with type)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/21 19:59
S8	99	logic adj design same ( RTL (register adj transfer\$3 adj language))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/21 19:45
S10 4	135	rtl and fpga and standard adj cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/18 17:51
S10 3	543	716/16.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/18 17:03
S10 2	135	rtl and fpga and standard adj cell and ( net interconnect\$3 connect\$3 wir\$3 rout\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 16:48
S10 1	135	rtl and fpga and standard adj cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 16:47
S10 0	2	"20040068331"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 16:46

S99	145	extension and (interconnect\$3 connect\$3)same (\$HDL RTL)and FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 16:27
S98	8	extension same (interconnect\$3 connect\$3)same (\$HDL RTL)and FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:39
S97	291	extension same (interconnect\$3 connect\$3)same (\$HDL RTL)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:33
S96	1453	extension same (interconnect\$3 connect\$3)and (\$HDL RTL)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:33
S95	169	extension same interconnect\$3 and (\$HDL RTL)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:32
S94	8	extension same interconnect\$3 same RTL	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:20
S93	6	language adj extension same interconnect\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:20
S92	514	language adj extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/16 15:18
S91	1	"5278769".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:44
S90	1	"5278769".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:44

S89	1	"5111413".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:44
S88	1	"5111413".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:44
S87	1	"5463563".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:44
S86	1	"5452227".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:44
S85	1	"5452226".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:43
S84	1	"5423023".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:43
S83	1	"5452226".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:43
S82	1	"5423023".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:43
S81	1	"5423023".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:43
S80	1	"5423023".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:42
S79	1	"5384710".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:42
S78	1	"5384710".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:42
S77	1	"5278769".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:41
S76	1	"5263162".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:41
S75	1	"5084824".PN.	USPAT; USOCR	OR	ON	2005/12/15 12:40
S74	3	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( extension suffix) and dynamic\$4 near4 model\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:37
S73	2	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( extension suffix) and dynamic\$4 adj model\$3	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:37
S72	17	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( extension suffix) and "716"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:36

S71	2	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( extension suffix) and 716/16.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:16
S70	2	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( extension suffix)and file and 716/16.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:16
S69	89	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( extension suffix)and file	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:14
S68	15	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same ( suffix)and file	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:14
S67	89	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same (extension suffix)and file	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:13
S66	74	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same extension and file	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:10
S55	291	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:02
S54	2	"6574787".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:01

S53	2	"6477697".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 12:01
S64	105	S58 and S59 and S60 and S61	US-PGPUB; USPAT	OR	ON	2005/12/15 11:59
S65	15	SIM and xilinx.as.	US-PGPUB; USPAT	OR	ON	2005/12/15 11:54
S63	113	S58 and S59 and S60	US-PGPUB; USPAT	OR	ON	2005/12/15 11:54
S62	116	S58 and S59	US-PGPUB; USPAT	OR	ON	2005/12/15 11:01
S61	4941824	(partition\$3 group\$3 cluster\$3 divid\$3 subdivid\$3 subpartition\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 10:59
S60	8183324	(type or class or category or group\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 10:58
S59	54578	(interconnect\$3 connect\$3 ) and (FPGA or (programmable near3 device) or PLD)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 10:57
S58	776	(RTL register adj transfer adj language \$HDL verilog high adj definition adj language) same extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 10:55
S1	15	(FPGA PLD ) same standard same interconnect\$3 same (\$HDL RTL)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/15 10:51
S57	14	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) and extension adj language and (FPGA PLD progammable )	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 20:31

S56	10	(interconnect\$3 connect\$3 ) same (\$HDL RTL (high adj definition adj language) (register adj transfer adj level)) same extension and (FPGA PLD programmable )	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 20:30
S52	2	"6769107".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 17:08
S51	2	"20050149898"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 16:59
S49	67	S44 same S45 and G06F017\$.IPC.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:24
S35	661	S33 same S34	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:23
S47	1	S44 same S45 and extension	DERWENT; IBM_TDB	OR	ON	2005/12/14 13:22
S46	1	S44 same S45 and extension	EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:22
S45	60869	(partition\$3 group\$3 cluster\$8 divid\$3 subdivid\$3 subpartition\$3) same S42	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:19
S44	1821	S42 same S43	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:19

S43	727234	(rtl rt (register adj transfer) \$HDL ( high adj level) (hardware adj description adj language) )	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:19
S42	190480	(interconnect\$3 connect43 wire wiring route routing net) near5 ( type class\$8 category group\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 13:19
S40	22	S33 same S34 and extension and 716/1-18.ccls.	US-PGPUB; USPAT	OR	ON	2005/12/14 13:19
S41	2694042	"31" and "32"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 12:26
S31	190480	(interconnect\$3 connect43 wire wiring route routing net) near5 ( type class\$8 category group\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 12:26
S39	193	S33 same S34 and extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 11:02
S38	1	S35 same S36 and 716/1-18.ccls.	US-PGPUB; USPAT	OR	ON	2005/12/14 11:00
S37	11	S35 same S36	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 11:00
S36	310350	(FPGA (programmable adj2 (array or device)) PGA PLD CPLD antifuse fuse)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 10:58
S34	60869	(partition\$3 group\$3 cluster\$8 divid\$3 subdivid\$3 subpartition\$3) same S31	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 10:55

S33	1821	S31 same S32	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 10:53
S30	50	(RTL or (register adj transfer adj language) \$HDL "Verilog") same (interconnect connect wir\$3 ) near5 type	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 10:48
S20	1425	(RTL or register adj transfer adj language) same (interconnect connect wir\$3 )	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:25
S29	22	S20 and S28	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:21
S28	7628	(interconnect connect wir\$3 ) near5 signal with type	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:21
S23	201460	(interconnect connect wir\$3 ) near5 signal	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:21
S27	4	S25 and S26	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:15
S26	368	(FPGA PLD) same standard near4 cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:15

S25	69	S20 same S23	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:13
S24	208	S20 and S23	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:13
S22	2	S20 and S21	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:12
S21	474	(interconnect connect wir\$3 ) adj type near5 signal	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 09:12
S19	2	"20040268288"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/14 08:59
S18	50	( RTL \$HDL (register adj transfer\$3 adj language ))same extension same ( connect interconnect\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 18:06
S17	1906	( RTL \$HDL (register adj transfer\$3 adj language ))and extension and (	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 18:06
S16	44	( RTL \$HDL (register adj transfer\$3 adj language ))and language adj extension and ( connect interconnect\$3)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 18:06

S15	46	cod\$3 and ( RTL (register adj transfer\$3 adj language \$HDL))and language adj extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 18:01
S14	28	logic adj design and ( RTL (register adj transfer\$3 adj language \$HDL))and language adj extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 18:00
S13	34	logic adj design and ( RTL (register adj transfer\$3 adj language \$HDL))and extension near3 language	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:57
S12	3	logic adj design same ( RTL (register adj transfer\$3 adj language))and extension near3 language	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:54
S11	9	logic adj design same ( RTL (register adj transfer\$3 adj language))and extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:53
S10	5	logic adj design same ( RTL (register adj transfer\$3 adj language))and FPGA and standard adj cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:51
S9	23	logic adj design same ( RTL (register adj transfer\$3 adj language))and FPGA	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:47
S7	6331	logic adj design	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:46

S6	1	(FPGA ) same interconnect\$3 same (\$HDL RTL) and (standard adj cell ) and language adj extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:45
S5	1	(FPGA ) same interconnect\$3 same (\$HDL RTL) and (standard adj cell ) and file and language adj extension	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:44
S4	15	(FPGA PLD ) same interconnect\$3 same (\$HDL RTL) and (standard adj cell ) and file	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:44
S2	22	(FPGA PLD ) same interconnect\$3 same (\$HDL RTL) and standard adj cell	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/13 17:30